Cache memory - PDFSEARCH.IO - Document Search Engine

Cache memory
Results: 1188

#	Item
951	Mind the Gap: Reconnecting Architecture and OS Research Jeffrey C. Mogul [removed] HP Labs, Palo Alto, CA Andrew Baumann Add to Reading List Source URL: www.barrelfish.org Language: English - Date: 2011-07-07 08:25:09 Central processing unit X86 architecture CPU cache Cache Computer memory Kernel X86-64 Google Chrome OS Operating system System software Software Computer architecture
952	3UHVHQWHGDWWKH+3&$:RUNVKRSRQ&RPSXWHU$UFKLWHFWXUH (YDOXDWLRQ8VLQJ&RPPHUFLDO:RUNORDGV System Design Considerations for a Commercial Application Environment Luiz André Barroso and Kourosh Gharachorloo Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:35:25 Computing DEC Alpha Cache Computer memory Parallel computing Supercomputers Computer architecture Computer hardware Central processing unit
953	Preload — An Adaptive Prefetching Daemon by Behdad Esfahbod Add to Reading List Source URL: www.behdad.org Language: English - Date: 2007-05-22 17:10:54 Software Markov chain Server Daemon System software Computing Windows XP Memory management Preload Cache
954	Invited paper presented at the 2nd Workshop on Complexity-Effective Design, Goteborg, Sweden, June[removed]Managing Complexity in the Piranha Server-Class Processor Design Luiz André Barroso, Kourosh Gharachorloo, Mosur R Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:37:58 Central processing unit Computer memory Logic design Microprocessors CPU cache Hardware description language Verilog Application-specific integrated circuit Multi-core processor Electronic engineering Computer architecture Computing
955	Appeared in the Proceedings of the 25th International Symposium on Computer Architecture, June[removed]Memory System Characterization of Commercial Workloads Luiz Andr´e Barroso, Kourosh Gharachorloo, and Edouard Bugnion Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:36:06 Computer hardware Cache Data management CPU cache Central processing unit Cross-platform software Online transaction processing Memory hierarchy Transaction Processing Performance Council Computer memory Computing Data
956	Eurographics Conference on Visualization (EuroVis[removed]B. Preim, P. Rheingans, and H. Theisel (Guest Editors) Volume[removed]), Number 3 Add to Reading List Source URL: www.cspaul.com Language: English - Date: 2013-09-10 19:27:42 Concurrency control Parallel computing Nvidia Transaction processing CUDA Software transactional memory Thread Lock CPU cache Computing Concurrent computing Computer hardware
957	A Detailed Comparison of Two Transaction Processing Workloads Robert Stets, Kourosh Gharachorloo, and Luiz André Barroso (1) Western Research Laboratory Hewlett-Packard Company 1501 Page Mill Road Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:38:04 Computer memory Central processing unit Cross-platform software Relational database management systems Transaction Processing Performance Council CPU cache Benchmark Transaction processing DEC Alpha Computer hardware Computer architecture Computing
958	Appeared in the IEEE Transactions on Computers, July[removed]Performance Evaluation of the Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department of Electrical Engineering-Systems Add to Reading List Source URL: barroso.org Language: English - Date: 2005-03-07 23:37:47 Parallel computing Scalable Coherent Interface Supercomputers Computer memory Cache coherence CPU cache Cache Linked list Bus sniffing Computing Cache coherency Concurrent computing
959	Early experience with the Barrelfish OS and the Single-Chip Cloud Computer Simon Peter, Adrian Schüpbach, Dominik Menzi and Timothy Roscoe Systems Group, Department of Computer Science, ETH Zurich Abstract—Traditiona Add to Reading List Source URL: www.barrelfish.org Language: English - Date: 2011-07-07 08:25:09 Computer memory Computer buses Inter-process communication Cloud computing Single-chip Cloud Computer CPU cache Direct memory access Cache Mach Computing Computer hardware Computer architecture
960	DESIGN OPTIONS FOR SMALL SCALE SHARED MEMORY MULTIPROCESSORS by Luiz André Barroso Add to Reading List Source URL: barroso.org Language: English - Date: 2007-04-16 15:40:01 Computer memory Cache coherency Central processing unit Non-Uniform Memory Access Multiprocessing Cache coherence Bus sniffing Uniform memory access CPU cache Concurrent computing Computing Parallel computing

UPDATE